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Abstract.-- This paper presents briefly a review of the
different algorithms and hardware implementations
for multi-input min/max operators. This allow us to
show how a clever utilization of MOS devices leads to
very simple current and voltage-mode min/max cir-
cuits.
 I. INTRODUCTION
Minimum and maximum operators are typically
employed to define the sentence connectives in any
kind of fuzzy controller. In a Mamdani’s controller
they also define the fuzzy implication and aggregation
mechanism. Before the development of fuzzy hard-
ware, minimum/maximum circuits were already
required in signal analysis (to perform operations such
as median or normalization). Artificial neural networks
that are trained with unsupervised learning also utilize
them. In these applications it is not necessary to know
the activity level of the dominating neuron but only to
identify it.
In general, multiple minimum or maximum opera-
tions have to be realized. When only two-input opera-
tors are available, they are placed serially or in a binary
tree, thus resulting in accumulative errors and time
delays. This is why much work has been dedicated to
the development of multiple-input operators.
 Minimum and maximum circuits are discussed
jointly in this paper because their implementations are
usually complement or one of them can be obtained
from the other by means of the De Morgan relation:
Min (xi) = Max (xi)
where - represents the complement operator.
 II. ALGORITHMS FOR MAX OPERATORS
The different algorithms which have been proposed
for multiple-input max operators have been the follow-
ing:
xo = Σi (xi Θ (xo - ξi)) with ξi = xi Θ Σj≠i ξj (1)
xo = Α Σi (xi Θ xo) (2)
xo = Σi xi H (xi Θ xo) (3)
where xi are the inputs, xo is the output, A is a big
number, Θ is the bounded-difference operator and H is
Heaviside function. These are defined as:
and:
The first algorithm is analysed in [1], and a current-
mode realization is proposed. The structure reminds
those massively parallel neural nets in which neurons
are fully interconnected. In this sense, each input cur-
rent is replicated to inhibit all other inputs. The result
is an O(n2) structure with the consequent large area
occupation and slow operation due to many parasitic
capacitors.
In the other two algorithms the inhibition signal for
each input is represented by the mean value of those
inputs which have not been zeroed out. The idea is
based on a theorem by Hardy et al., which states that in
a set of nonnegative numbers, xi, minimum (xi) < mean(xi) < maximum (xi). That is why the minimum is
obtained by a very similar expression (xo = Σi xi H (xo
Θ xi)). The inhibition signals are then simple to gener-
ate as they do not involve internal variables, like ξi in
the first case. Then, structures of O(n) complexity are
possible.
The second algorithms is proposed in [2], while the
third one is described in [3]. The latter provides more
precision, because equation (3) can be also expressed
as Σi (xi Θ xo) = 0, which is obtained from (2) when A
tends to infinity. From a hardware point of view, the
precision of a max circuit is evaluated by the needed
difference between inputs to obtain a single dominat-
ing one and by the observed error at the output when
all the inputs have an equal value. A high gain value of
A means that the former errors are proportionally
reduced. This translates in using feedback schemes
with high gain blocks.
The problems arise because of the cost to pay for
this high gain. Several solutions lead to a large area (if
resorting to the use of operational amplifiers [4] or
large current mirror ratios [5]). Besides, they operate at
a low speed due to a required dominant pole which
achieves stability (if several gain stages are cascaded
[2-5-6]). The current-mode max circuit which is
described in [7] avoids those drawbacks because only
two transistors take part in the feedback loop. For n
inputs this circuit consists in 5n+1 transistors.
The authors have recently proposed a modification
to the previous structure which reduces the required
transistors to 3n+1, yet achieving the same precision
[8]. Its quite simple structure, which is shown in Fig.
1a, leads to low area and power consumption and to
high frecuency performance. This reduction is possible
because all the potentialities of MOS transistors are
a - b if a> b
0 otherwise
a Θ b =
1 if x > 0
0 otherwise
H(x) =
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exploited. To show this, let us compare it with the typ-
ical voltage-mode circuit which consists in diodes and
operational amplifiers acting as voltage followers [4].
The output voltage is shared and fed back to all the
amplifiers. The actions of the diodes make that only a
single operational amplifier receives the proper output
voltage to perform a voltage following, the others
being saturated. For a resembling current-mode design,
current-followers are needed. Among them, the Wilson
current mirror works with a very similar structure to
that of a voltage follower. The transistor level sche-
matic is illustrated in Fig. 1b, where the dashed line
represents the feedback wire. According to this figure,
an small signal analysis leads to vg2=iinrds1 and
io=gm2vg2=gm2rds1iin. The feedback is realized by con-
necting the gates of M1 and M3. Thus, the expression
for Io in the feedback configuration is the following:
The gain value A is, then, equal to gm2rds1. Similar
to the voltage case, in the structure of Fig. 1a the fed-
back voltage is shared by all the cells. This voltage is
fixed to the value needed by a MOS transistor to be in
saturation conducting the maximum input current Imax.
There is no need for diodes in the feedback path
because transistors Ti already act as diodes: if I(Mx) <
I(My), Mx enters ohmic region, so that Vg(Tx)
decreases and Tx goes off; if I(Mx) > I(My), Mx enters
saturation region and Tx, acting as a voltage follower,
closes the feedback loop which makes I(Mx) = I(Tx).
 III. VOLTAGE-MODE MIN/MAX CIRCUITS
In this section we propose voltage-mode min/max
operators which are based on a double conversion V-I/
I-V. The idea resembles that of a current mirror. In the
latter, an input current is non-linearly converted to a
voltage. The same voltage arrives to a matched transis-
tor which realizes the inverse operation. In the single
or differential-input min/max circuits of Fig. 1c,d the
input voltages are non-linearly converted to currents.
The current-mode max circuit replicates the maximum
current to a matched transistor. This technique is
extremely  sensitive to the precision with which the
current is transferred. In this sense, the high output
impedance of the current-mode max circuit is a very
appealing feature. This is a novelty of our max circuit
because transistors Ti are not only employed as voltage
followers but also as devices which convey the current
from a low impedance to a high impedance node, thus
avoiding additional cascode or regulated output stages.
While current-mode circuits employ De Morgan’s law
to obtain min/max operators, voltage-mode circuits
exploit the dual behaviour of pmos and nmos transis-
tors. This means that a voltage-input maximum circuit
is obtained from the minimum one in Fig. 1c by chang-
ing the pmos by nmos transconductors (and employing
a current-mode max circuit with pmos transistors).
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Fig. 1.-  (a) Proposed current-mode max circuit. (b) Wilson current mirror. (c) Proposed voltage-mode min-
imum circuit. (d) Proposed voltage-mode differential min/max circuit.
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